Using STT-RAM Based Buffers in Digital Circuits
نویسندگان
چکیده
STT-RAMs are good candidates to replace conventional SRAM cache and DRAM in main memory, but their applicability in digital logic circuits is unclear. Our experiments explore the power benefit of utilizing nonvolatile buffers in digital circuits, with a case study of Ripple Carry Adder and Carry-Skip Adder circuits. We design a low-overhead 2T1MTJ buffer and place it in the intermediate non-critical paths that hold data for long times. Use of NVMs in these paths allows us to turn off parts of the adder to save power. Our simulations show 22.4% and 10.8% power saving in 512-bit RCA and SCA structures respectively with minimal area overheads.
منابع مشابه
Performance Enhancement Guaranteed Cache Using STT-RAM Technology
Spin Transfer Torque RAM (STT-RAM) is a form of computer data storage which allows data items to read and write faster. Every peripheral circuit have some static power consumption, which is consumed while there is no circuit activity. The main objective of the paper is to reduce the static power consumption in peripheral circuits with the help of STT-RAM technology. Instead of fetching instruct...
متن کاملSTT-RAM Aware Last-Level-Cache Policies for Simultaneous Energy and Performance Improvement
High capacity Last Level Cache (LLC) architectures have been proposed to mitigate the widening processor-memory speed gap. These LLC architectures have been realized using DRAM or SpinTransfer-Torque Random Access Memory (STT-RAM) memory technologies. It has been shown that STT-RAM LLC provides improved energy efficiency compared to DRAM LLC. However, existing STT-RAM LLC suffers from increased...
متن کاملMitigating Read-disturbance Errors in STT-RAM Caches by Using Data Compression
Due to its high density and close-to-SRAM read latency, spin transfer torque RAM (STT-RAM) is considered one of the most-promising emerging memory technologies for designing large last level caches (LLCs). However, in deep sub-micron region, STT-RAM shows read-disturbance error (RDE) whereby a read operation may modify the stored data value and this presents a severe threat to performance and r...
متن کاملMechanism and Assessment of Spin Transfer Torque ( STT ) Based Memory
When a sufficient current density passes through the MTJ, the spin-polarized current will exert a spin transfer torque to switch the magnetization of the free layer. This is the fundamental of the novel write mechanism in STT-RAM, current-induced magnetization switching. It allows STT-RAM to have a smaller cell size and write current than MRAM, and also capable of what MRAM promises: fast, dens...
متن کاملPerformance and Energy-Efficient Design of STT-RAM Last-Level Cache
Recent research has proposed having a die-stacked last-level cache (LLC) to overcome the memory wall. Lately, spin-transfer-torque random access memory (STT-RAM) caches have received attention, since they provide improved energy efficiency compared with DRAM caches. However, recently proposed STT-RAM cache architectures unnecessarily dissipate energy by fetching unneeded cache lines (CLs) into ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2016